Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

****

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .005” X .005”**

**Backside Potential:**

**Mask Ref:**

**APPROVED BY: DK DIE SIZE .060” X .060” DATE: 8/17/21**

**MFG: MICROSEMI THICKNESS .012” P/N: CHP6KE43**

**DG 10.1.2**

#### Rev B, 7/19/02